All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters

All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters
Author :
Publisher :
Total Pages : 370
Release :
ISBN-13 : OCLC:891342939
ISBN-10 :
Rating : 4/5 ( Downloads)

Book Synopsis All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters by : Christopher Leonidas David

Download or read book All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters written by Christopher Leonidas David and published by . This book was released on 2010 with total page 370 pages. Available in PDF, EPUB and Kindle. Book excerpt: Abstract: The growth of digital systems underscores the need to convert analog information to the digital domain at high speeds and with great accuracy. Analog-to-Digital Converter (ADC) calibration is often a limiting factor, requiring longer calibration times to achieve higher accuracy. The goal of this dissertation is to perform a fully digital background calibration using an arbitrary input signal for A/D converters. The work presented here adapts the cyclic "Split-ADC" calibration method to the time interleaved (TI) and successive approximation register (SAR) architectures. The TI architecture has three types of linear mismatch errors: offset, gain and aperture time delay. By correcting all three mismatch errors in the digital domain, each converter is capable of operating at the fastest speed allowed by the process technology. The total number of correction parameters required for calibration is dependent on the interleaving ratio, M. To adapt the "Split-ADC" method to a TI system, 2M+1 half-sized converters are required to estimate 3(2M+1) correction parameters. This thesis presents a 4:1 "Split-TI" converter that achieves full convergence in less than 400,000 samples. The SAR architecture employs a binary weight capacitor array to convert analog inputs into digital output codes. Mismatch in the capacitor weights results in non-linear distortion error. By adding redundant bits and dividing the array into individual unit capacitors, the "Split-SAR" method can estimate the mismatch and correct the digital output code. The results from this work show a reduction in the non-linear distortion with the ability to converge in less than 750,000 samples.


All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters Related Books

All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters
Language: en
Pages: 370
Authors: Christopher Leonidas David
Categories:
Type: BOOK - Published: 2010 - Publisher:

DOWNLOAD EBOOK

Abstract: The growth of digital systems underscores the need to convert analog information to the digital domain at high speeds and with great accuracy. Analog-
Digital Background Calibration of Analog-to-digital Converters Using a Calibration Queue
Language: en
Pages: 250
Authors: Ozan Ersan Erdoğan
Categories:
Type: BOOK - Published: 1999 - Publisher:

DOWNLOAD EBOOK

Calibration Techniques for Time-Interleaved SAR A/D Converters
Language: en
Pages: 228
Authors: Dusan Vlastimir Stepanovic
Categories:
Type: BOOK - Published: 2012 - Publisher:

DOWNLOAD EBOOK

Benefits of technology scaling and the flexibility of digital circuits favor the digital signal processing in many applications, placing additional burden to th
All Digital Calibration for High-resolution Successive-approximation Register Analog-to-digital Converter
Language: en
Pages: 0